Hi Tim, I was examining the output of the "netlist make" command with a view to parsing it into an EDIF netlist. However it seems to me that the netlist produced is incomplete - it merely metlists the circuit content of single page neglecting to traverse lower down circuit hierachy. Any info/advise? John